Synthesis of FPGA Implementations from Loop Algorithms
نویسندگان
چکیده
We consider the problem of automatically mapping computation-intensive loop nests onto FPGA hardware. The regular cell array structure of these chips reflects the parallelism in regular loop-like computations. Furthermore, the flexibility of FPGAs allows the cost-effective implementation of reconfigurable high performance processor arrays. So far, there exists no continuous design flow that allows automated generation of FPGA configuration data from a loop nest specified in a high level language. Here, we present a methodology for automatic generation of synthesizable VHDL code specifying a processor array and optimized for FPGA implementation.
منابع مشابه
High-Level Synthesis Revised - Generation of FPGA Accelerators from a Domain-Specific Language using the Polyhedron Model
In this work, we provide an overview of out high-level synthesis framework PARO. PARO is targeted at data flow dominant algorithms where most of the computational load lies in loop nests, defined by affine expressions. In Zn these loop definitions can be interpreted as half-spaces, which intersect to form convex polyhedra around the sets of loop iterations. Hence, we employ the polyhedron model...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملFPGA Hardware Nonlinear Control Design for Modular Nanosatellite Attitude Control System
CubeSat attitude control systems must be compact, fast, and accurate to achieve success in space missions with stringent control requirements. Nonlinear control strategies allow the creation of robust algorithms for orbit and attitude control, but can have higher processing requirements in operation. In addition, It is desirable to implement distribute components of a CubeSat control system acr...
متن کاملLoop Parallelization Techniques for FPGA Accelerator Synthesis
Current tools for High-Level Synthesis (HLS) excel at exploiting Instruction-Level Parallelism (ILP). The support for Data-Level Parallelism (DLP), one of the key advantages of Field Programmable Gate Arrays (FPGAs), is in contrast very limited. This work examines the exploitation of DLP on FPGAs using code generation for C-based HLS of image filters and streaming pipelines. In addition to well...
متن کاملMapping deep nested do-loop DSP algorithms to large scale FPGA array structures
Recently, FPGAs (field programmable gate arrays) technology have made significant advances in both speed and capacity. Millions of logic gates are now available for reconfiguration programming. To fully exploit the potential of so many programmable devices, powerful design methodology must be developed. In this paper, we propose a novel systematic computer-aided design methodology that can effi...
متن کامل